Posts Tagged ‘iec’

24 January, 2013

VHDL-2008 Explained Via 7 Course Modules

For some time now a dedicated group of engineers have defined and standardized an important update to the VHDL standard.  Also know as IEEE Std. 1076™-2008, this update to VHDL took an interesting path to get to where it is today.  The VHDL standards team started the standards development work in the IEEE but sought additional input and standards project funding from industry.  Accellera provided a good venue in which to get industry input and feedback for an update to the VHDL standard along with funding.  Once industry input was taken into account, the proposed update to VHDL, approved by Accellera, was returned to the IEEE for official standards ratification and ongoing maintenance.  Jim Lewis, the IEEE VHDL Working Group Chair, points out this is the greatest update to VHDL since VHDL 93.  And I agree.  Jim is also the subject matter expert for the VHDL-2008 course modules on Verification Academy mentioned in this blog.

Verification Academy Modules

VHDL 2008In less than an hour and half – over 7 course modules – Jim will layout out the additions and changes to VHDL-2008 to simplify the language and extend it to address more of your pressing design and verification challenges with the addition of reusable data structures, simplified RTL coding and the inclusion of fixed and floating point math packages.

As part of my role in international standardization as co-convenor of the IEC TC 93 WG2 (now known as IEC TC 91 WG 13) and in keeping with the IEEE/IEC dual-logo agreement, I helped complete the dual logo process for this version of VHDL in 2011.  VHDL-2008 is also now known as IEC 61691-1-1-2011 – Behavioural languages – Part 1-1: VHDL Language Reference Manual.  I think we can all agree that that name is a bit much that we can simply call it VHDL-2008.

With this round of standardization complete, the VHDL-2008 course modules arrive just as complete support for VHDL-2008 emerges here at Mentor Graphics in our ModelSim and Questa products.

I encourage and invite VHDL users to get acquainted with VHDL-2008 via the seven course modules on Verification Academy.  Verification Academy “Full Access” membership is required.  And it is easy to sign up (certain restrictions apply).  For a quick look at what the courses offer, the introduction page found here will show you more details about the following modules.

“VHDL-2008 Why It Matters” Modules
  • VHDL 2008 Overview
  • RTL Enhancement
  • Package Type Enhancements
  • Floating Point Package
  • Testbench Enhancements
  • Operator Enhancements
  • Fixed Point Package

Additional Reference Material

There is additional reference material you may wish to have to get the most out of VHDL-2008.  Here is my short list:

  • IEEE Std. 1076-2008 Language Reference Manual (Click here)
  • VHDL-2008: Just the New Stuff (Click here)
  • The Designer’s Guide to VHDL, Third Edition (Click here)

, , ,

28 August, 2012

Five Leading Global Organizations Affirm “The Modern Paradigm for Standards”

open-standThe EDA industry has seen changes to the international standards paradigm the past few decades. When industry helped launch VHDL with the help of government support, it transferred ongoing maintenance and enhancement to the IEEE when it completed its first version. In addition to anchoring the standard at the IEEE, collaboration with the IEC for international standardization and recognition with the one-country, one-vote process set the stage for international approval of VHDL.

In the early days of Verilog, I encouraged similar support for that IEEE standard. But its support was not immediate and to some may have failed to track the pace of support by industry. Indeed, with Accellera developing SystemVerilog, later to become an IEEE standard and IEC standard, what was missing was the close link between a global industrial community and the international setting in which the standard was developed and deployed.

In the case of SystemVerilog, global markets drove the international deployment of the standard without respect to its formal status. Indeed, on what was called the “birthday” of SystemVerilog in Japan, the day it was approved as an official IEEE standard, the Japanese National Committee on standards hosted an open celebration that I was invited to attend. There was no waiting on their part the formal status. The interdependencies of global design, global commerce and global partnerships have driven all of us to adapt the standards development process for EDA.

On the eve of OpenStand’s launch, it is good to see the IEEE, Internet Society, W3C, IAB and IETF come together to put in writing what is the emerging practice for EDA.

You can learn more about the supporters of OpenStand, their guiding principles and how you can give your input, comments and feedback by visiting their website at And if you agree, you can even “stand” with them; with me; with us.

But in short, OpenStand promotes a standards development model that demands:

  • cooperation among standards organization;
  • adherence to due process, broad consensus, transparency, balance and openness in standards development;
  • commitment to technical merit, interoperability, competition, innovation and benefit to humanity;
  • availability of standards to all; and
  • voluntary adoption.

, , , , , , , , , ,

@dennisbrophy tweets

Follow dennisbrophy

@dave_59 tweets

Follow dave_59

@jhupcey tweets

  • #ARM now hiring formal verification engineers in Austin: exciting tech challenge + Ram is a great guy to work with.…
  • Attention all SF Bay Area formal practitioners: next week Wednesday 7/26 on Mentor's Fremont campus the Verificatio…
  • This is a very hands-on, creative role for a verification expert -- join us!

Follow jhupcey