Portable Stimulus Applications at DVCon 2016
It’s that time of the year again – time for verification engineers and vendors alike to show off the state of the art in design verification at DVCon 2016. Last year at DVCon, Accellera’s Portable Stimulus Proposed Working Group (PSPWG) was transformed into a full-fledged Working Group (PSWG) with the charter to accept contributions and define a stimulus specification standard that enables the definition of stimulus that is portable from block to system level verification, and portable across the verification engines – simulation, emulation, and FPGA prototype.
It’s been a busy year in the Portable Stimulus Working Group. We’ve spent time discussing, understanding, and clarifying usage examples contributed by user companies, whose purpose it is to help illustrate how a portable stimulus specification addresses industry verification challenges. We’ve spent time reviewing and understanding language contributions from vendors and users. With all of this activity and focus around a specification that still (at least in its entirety) lives on paper, I’m sure it would easy for an observer to lose sight of the fact that there are Portable Stimulus tools already in the market that are providing great results to production users. DVCon is a great reminder that, while the Portable Stimulus Specification standard is in process, Portable Stimulus is here now!
To learn more about how users are applying Portable Stimulus, attend the SystemVerilog Programming and Techniques session on Tuesday afternoon. Microsoft will be presenting a paper about techniques using the Questa inFact Graph-Based Portable Stimulus tool for efficient bug hunting.
If you’re curious about how existing descriptions, specifically SystemVerilog, relate to the emerging standard, drop by my poster on Tuesday morning. My paper and poster present guidelines for structuring SystemVerilog to make portions easily reusable in a Portable Stimulus Specification description.
Of course, Portable Stimulus appears in other places at DVCon too! Check out the full program to find other papers and tutorials highlighting how Portable Stimulus is providing value to users today!
If you’d like to learn more about Portable Stimulus, or just discuss verification techniques in general, drop by the Verification Academy booth on the exhibition floor. I’ll be there, as will Mentor’s standards and methodology experts Harry Foster, Tom Fitzpatrick, Dennis Brophy, and others. So, come find us. I’d love to hear your thoughts on Portable Stimulus, and getting to interact with other verification practitioners is truly the best part of DVCon!
Posted February 24th, 2016, by Matthew Ballance
- DVCon China: Formal Technology Is Set for Growth in Asia
- Design & Verification IP Forum 2017
- Portable Stimulus: Standard vs. Tool vs. Language
- Portable Stimulus the Hot Topic at DVCon U.S. ’17
- The Walking LRM
- Will UVM 1800.2 Leave You Behind?
- How Any Verification Engineer Can Quickly Create a Complex Testbench
- How To Connect Your Testbench to Your Low Power UPF Models
- Holiday UVM Register Indigestion
- Conclusion: The 2016 Wilson Research Group Functional Verification Study