Introducing HyperLynx 9.0: Fastest time to accurate results

Over the past 16 years I’ve had the pleasure of being part of the development of HyperLynx and am excited about the latest release, HyperLynx 9.0 as we are simultaneously celebrating its 25th birthday and 10th year with Mentor Graphics.

HyperLynx was founded in 1988 when cell phones were the size of a lunch box, FPGAs were just hitting the streets with a Xilinx 2064 touting 64 logic cells, VHDL and Verilog usage was basically zero and Intel was yet to announce the 486. Things have definitely changed since then and so has HyperLynx. Our first tool, LineSim for DOS, was developed during nights in a basement in Redmond, Washington by Steve Kaufer and Kellee Crisafulli who at the time worked at Data I/O.

Today, HyperLynx has grown to be a comprehensive product line of tools that includes advanced SERDES channel analysis, AC and DC Power Integrity, Full DDRx Signoff Verification, Electrical Design Rule Checking, and Full-Wave 3D Electromagnetics for model generation of discontinuities. HyperLynx has become the best solution for SI, PI, thermal, and 3D EM simulation and analysis widely used by electrical engineers and PCB layout designers around the world. As our customers push the performance of interconnects, this need requires more accurate results much sooner in the process.

HyperLynx 9.0 is one of the fastest releases to date with more than 50 new and improved features on advance 3D channel and trace modeling, improved DDR sign-off verification and accelerated simulation performance up to five times faster, here’s why:

  • The Fastest Simulator in the Industry
  • State-of-the-Art 3D Planar Trace Extraction Technology
    • For accurate modeling of signal path discontinuities
  • Extensive Results Reporting
    • So you can understand your exact timing margins
  • Batch Extraction of S Parameters
    • For performing multiple channel simulations
  • DDR3L/U Support
    • Mentor provides the latest device support
  • DDR Wizard Enhancements
    • Give you more measurements for more accurate simulations

These key benefits with HyperLynx 9.0 will increase accuracy in your simulations for faster time-to-market, fewer spins, and higher quality results. By getting the right PCB analysis technology, you will be able to deliver faster, higher-bandwidth-interconnect products your customers demand. For 25 years, the Mentor Graphics HyperLynx team has proven they can deliver the technology when you need it! The new release will ship in March 2013 and will be interfaced with all major PCB layout tools including Mentor’s Expedition Enterprise, Board Station, PADS, Cadence Allegro and Zuken CR. For more information about HyperLynx 9.0, visit and be sure to take a moment to watch the anniversary video on the HyperLynx YouTube channel.

-Dave Kohlmeier
Senior Product Line Director, PCB Analysis Products

Post Author

Posted January 31st, 2013, by

Post Tags

Post Comments


About HyperLynx PCB Analysis Blog

How do you stay up-to-speed with the latest high tech toys, applications, and design trends?

The HyperLynx team will give you tips on electronic circuit simulation software and tools to help solve your most critical needs!

HyperLynx PCB Analysis Blog

@MentorPCB tweets

Follow MentorPCB


3 comments on this post | ↓ Add Your Own

Commented on April 30, 2013 at 12:13 am
By Liviu Craciun

When will be HyperLynx 9.0 available to download ?

Commented on June 15, 2015 at 11:42 pm
By Manibharathi

Hi Mr.Dave,

I need to use .prm (spice) model of am amplifier(laser driver) to simulate in Hyperlynx SI.

We have license for using Hyperlynx SI GHZ (Boardsim/Line sim).

Please clarify on how to use that .prm model with this license setup.

Moreover,need to view touchstone models.Is it possible in this license package?Else anything is required?

Senior SI Engineer
Wuerth India

Commented on June 16, 2015 at 3:44 pm
By Brittany Bach

Hi Manibharathi,

Please visit or for answers to your questions.

Thanks for following the blog!

Add Your Comment


July 2015
  • Feeling suppressed? Hopefully your radiated emissions are.
  • Contain the EMI Beast
  • June 2015
  • Using Data Bus Inversion to Mitigate Simultaneously Switching Noise
  • Simultaneously Switching Noise: the Effect of the Power Distribution Network
  • Simultaneously Switching Noise: An Overview
  • February 2015
  • DDR4: Not Your Grandfather’s DDR
  • November 2014
  • Length matching for 10GHz links
  • DO sweat the small stuff
  • Hitting 100 ohms, the right way
  • September 2014
  • The Future of Integrity
  • An Integrity Cocktail – Mixing SI and PI
  • SI and PI – two flavors of Integrity
  • July 2014
  • Back side cap mounting
  • May 2014
  • Does trace width matter much?
  • January 2014
  • How to connect a capacitor?
  • What capacitor values do I use?
  • July 2013
  • Which do I choose – simulation or measurement?
  • June 2013
  • Correlating simulation and measurement
  • Simulation and measurement
  • February 2013
  • Developing Confidence in Your Analysis Tool – HyperLynx 9.0 Demonstration
  • January 2013
  • Introducing HyperLynx 9.0: Fastest time to accurate results
  • How much stitching do I need?
  • Pick a layer and stick with it
  • Manage reference plane changes for quiet boards
  • October 2012
  • Return current on a stripline
  • Is it ever okay to cross a plane split?
  • EMI problems are easier to fix than you might think
  • July 2012
  • When to remove via stubs and non-functional pads?
  • Process of via design and verification
  • June 2012
  • Got integrity?
  • Impedance
  • What to analyze?
  • Don’t let your board heat up your ICs
  • Put your charts away
  • Co-simulation gets you the real answer
  • May 2012
  • Need stitching vias?
  • Turn off your phone!
  • Is it SSN or is it Crosstalk?
  • Crosstalk is everywhere
  • April 2012
  • The cure for sick waveforms
  • March 2012
  • Running at 6GHz with your eyes closed can be scary
  • It’s never too late
  • The Parallel Pain
  • Put the Pieces in Place for SERDES Success
  • Know your limits
  • November 2011
  • Shorter stubs are getting longer
  • Stupid vias… {grumble grumble}
  • Via modeling – what do I really need?
  • August 2011
  • HyperLynx PI Virtual Labs Launch!
  • Measurement correlation is just a stackup away
  • Your traces aren’t square, but do you need to care?
  • Can you make Z higher?
  • May 2011
  • Try to fit some plane pairs in your stackup
  • High impedance drives your stackup geometries
  • Stackups: More than just a bunch of routing layers
  • March 2011
  • Ever wonder the effects of shared anti-pads on differential signals?
  • January 2011
  • The length of your terminator doesn’t matter
  • Vias are longer than their length
  • How do you manage your trace lengths?
  • S-parameters are for more than just packages
  • Making SERDES sims faster with IBIS-AMI
  • Tired of waiting for your SPICE to finish?
  • October 2010
  • What’s driving the need for PCB power design?
  • July 2010
  • HyperLynx 8.1 released!
  • June 2010
  • Fundamentals of SI (Part 3) – Impedance
  • May 2010
  • Fundamentals of SI (Part 2) – Transmission lines
  • April 2010
  • Going from rules of thumb to simulation
  • Fundamentals of SI (Part 1) – Critical nets
  • Fundamentals of Signal Integrity
  • March 2010
  • Do you want to be a professional?
  • February 2010
  • The kindred spirit of an Olympian
  • A great start to DesignCon
  • January 2010
  • DesignCon 2010 – Next week
  • AMI – The next modeling frontier
  • DesignCon Baby!
  • December 2009
  • What’s your excuse?
  • Santa’s helpers – The empoverished life of an engineer
  • November 2009
  • HyperLynx DDRx Wizard Resources
  • A Late Night in Copenhagen
  • October 2009
  • The Halloween Rush