Fundamentals of SI (Part 2) – Transmission lines

Break out your calculators boys and girls because it’s math time (well….maybe you won’t need them after you get to the bottom of this post, but it’s fun to dust them off every now and then).   The second part of this fundamentals series is going to talk about transmission lines and what exactly is a transmission line and how does it relate to a critical net (from Part 1)

Back in the good ole’ days, a transmission line use to carry your voice across the country – some may remember something called a “rotary telephone” and “landline“.  The latter we had to make up in the recent decade because of those pesky cell phones.  The point though, is that behavior across telephone lines is really not any different electrically than what is happening on your circuit board.  If you ever made an international phone call before fiber-optic cable existed on the ocean floor, you can probably remember talking to some one, waiting a few seconds and then the other person would hear what you said, you wait a little bit more and they respond.  It was slow and painful, but you knew that it took some time for your voice to travel halfway around the world.  You didn’t experience that when you called down the street or the next state over though, right?  Intuitively, you knew that it took some time for your voice to travel that far distance.

Now translate that to your circuit board.  Because the distance between ICs on a PCB is relatively short (especially in comparison to a telephone line), people often don’t think about the time it takes for signals to travel on the PCB.  But time is relative, and for something that is switching with edge rates that are below 1ns, that short distance between the ICs can seem like it’s a trip halfway around the world. The delay of that trip, know as the velocity of propagation, is fairly easy to calculate, especially on typical FR4 material.

Lets take a look at the math for the velocity of propagation:

Vp = c/√(μ*εr)

Here c is the speed of light, μ=1 since we have non-magnetic materials, and εr is the dielectric constant.  Typically for FR4, the dielectric constant is ~4.2.  There is some variability to that number, but I won’t get into that detail here.  Going with that, we can see that Vp on a PCB is about equal to Vp=c/√4….1/2 the speed of light.  That was easy math!

So we know that signals can travel about 6″ per 1ns from this quick and dirty math or invert that and you get 165 ps/inch – lets call this propagation delay the trace delay. These are important (and handy) numbers to remember, so you might want to jot them down somewhere.

Those are cold hard facts about your PCBs electrical behavior as signals travel along traces, but now we get into the subjective part, which is critical length.  Critical length compares that trace delay we just calculated to the edge rate of your signal to determine if we might have quality issues with that signal.  Many times, you’ll see the rule of 1/3rd rise time to do this comparison.  While this is a good starting point, it may not be good enough to meet your quality requirements.  You may actually want to be more conservative and use a rule like 1/6th rise time to catch potential issues.  Here’s a simple example below where I’ve got a 15 ohm driver with 1V swing and a 1ns edge rate.  The receiver is a high impedance CMOS input, and the transmission is 50 ohms with varying delay of the rise time.   You can see from the plot that we still have substantial 300mV of overshoot with a 1/3rd rise time rule and we may have missed this problem if we used that less conservative number.

Yellow waveform = 1ns trace delay, blue=333ps, and red=100ps

Yellow waveform = 1ns trace delay, blue=333ps, and red=100ps

Regardless which fraction of your edge rate you choose, it’s important to remember that the trace delay and the edge rate are closely tied to maintaining signal fidelity.

One thing I’ll point out here is that I never talked about the operating frequency.  The most important thing you can take away from this post is that signal quality depends on edge rate, not operating frequency.  Look for those fast switching edges in your design, not just the buses that you think are fast because they have a 400 MHz clock.

Now that we are warmed up a bit with regards to delay and edge rate, next time, I’ll dive into impedance next time to begin linking things together.

If you’d like to learn more about signal integrity and would like to check out how HyperLynx can help you identify problems like I’ve shown above, check out the new HyperLynx Signal Integrity Quick Tour.  It’s a great resource to get up-to-speed on how to perform simulations for the most common signal integrity issues in your PCB design.

Post Author

Posted May 3rd, 2010, by

Post Tags

, , , , , , , , ,

Post Comments

No Comments

About HyperLynx PCB Analysis Blog

How do you stay up-to-speed with the latest high tech toys, applications, and design trends?

The HyperLynx team will give you tips on electronic circuit simulation software and tools to help solve your most critical needs!

HyperLynx PCB Analysis Blog

@MentorPCB tweets

Follow MentorPCB


Add Your Comment


July 2015
  • Feeling suppressed? Hopefully your radiated emissions are.
  • Contain the EMI Beast
  • June 2015
  • Using Data Bus Inversion to Mitigate Simultaneously Switching Noise
  • Simultaneously Switching Noise: the Effect of the Power Distribution Network
  • Simultaneously Switching Noise: An Overview
  • February 2015
  • DDR4: Not Your Grandfather’s DDR
  • November 2014
  • Length matching for 10GHz links
  • DO sweat the small stuff
  • Hitting 100 ohms, the right way
  • September 2014
  • The Future of Integrity
  • An Integrity Cocktail – Mixing SI and PI
  • SI and PI – two flavors of Integrity
  • July 2014
  • Back side cap mounting
  • May 2014
  • Does trace width matter much?
  • January 2014
  • How to connect a capacitor?
  • What capacitor values do I use?
  • July 2013
  • Which do I choose – simulation or measurement?
  • June 2013
  • Correlating simulation and measurement
  • Simulation and measurement
  • February 2013
  • Developing Confidence in Your Analysis Tool – HyperLynx 9.0 Demonstration
  • January 2013
  • Introducing HyperLynx 9.0: Fastest time to accurate results
  • How much stitching do I need?
  • Pick a layer and stick with it
  • Manage reference plane changes for quiet boards
  • October 2012
  • Return current on a stripline
  • Is it ever okay to cross a plane split?
  • EMI problems are easier to fix than you might think
  • July 2012
  • When to remove via stubs and non-functional pads?
  • Process of via design and verification
  • June 2012
  • Got integrity?
  • Impedance
  • What to analyze?
  • Don’t let your board heat up your ICs
  • Put your charts away
  • Co-simulation gets you the real answer
  • May 2012
  • Need stitching vias?
  • Turn off your phone!
  • Is it SSN or is it Crosstalk?
  • Crosstalk is everywhere
  • April 2012
  • The cure for sick waveforms
  • March 2012
  • Running at 6GHz with your eyes closed can be scary
  • It’s never too late
  • The Parallel Pain
  • Put the Pieces in Place for SERDES Success
  • Know your limits
  • November 2011
  • Shorter stubs are getting longer
  • Stupid vias… {grumble grumble}
  • Via modeling – what do I really need?
  • August 2011
  • HyperLynx PI Virtual Labs Launch!
  • Measurement correlation is just a stackup away
  • Your traces aren’t square, but do you need to care?
  • Can you make Z higher?
  • May 2011
  • Try to fit some plane pairs in your stackup
  • High impedance drives your stackup geometries
  • Stackups: More than just a bunch of routing layers
  • March 2011
  • Ever wonder the effects of shared anti-pads on differential signals?
  • January 2011
  • The length of your terminator doesn’t matter
  • Vias are longer than their length
  • How do you manage your trace lengths?
  • S-parameters are for more than just packages
  • Making SERDES sims faster with IBIS-AMI
  • Tired of waiting for your SPICE to finish?
  • October 2010
  • What’s driving the need for PCB power design?
  • July 2010
  • HyperLynx 8.1 released!
  • June 2010
  • Fundamentals of SI (Part 3) – Impedance
  • May 2010
  • Fundamentals of SI (Part 2) – Transmission lines
  • April 2010
  • Going from rules of thumb to simulation
  • Fundamentals of SI (Part 1) – Critical nets
  • Fundamentals of Signal Integrity
  • March 2010
  • Do you want to be a professional?
  • February 2010
  • The kindred spirit of an Olympian
  • A great start to DesignCon
  • January 2010
  • DesignCon 2010 – Next week
  • AMI – The next modeling frontier
  • DesignCon Baby!
  • December 2009
  • What’s your excuse?
  • Santa’s helpers – The empoverished life of an engineer
  • November 2009
  • HyperLynx DDRx Wizard Resources
  • A Late Night in Copenhagen
  • October 2009
  • The Halloween Rush