Posts Tagged ‘multicore’

19 September, 2016

My latest video blog is now available. I am talking about multicore embedded designs and how the software can be configured. You can see the video here or here:

The challenge of multicore software development can be met by utilizing the best development tools and embedded software IP, such as the Multicore Framework from Mentor Embedded.

Future video blogs will continue to look at topics of interest to embedded software developers. Suggestions for topics are always welcome via comment, email or social networking.

, , , ,

2 February, 2016

Multicore designs in embedded systems are now becoming mainstream as the cost-effective way to implement the complex functionality required in modern devices. There are essentially two multicore system architectures – AMP and SMP. SMP [Symmetrical Multi-Processing] utilizes a number of identical CPUs, with a single operating system running on them all. All that is required is a special SMP version of the chosen OS. This is not problem for Linux and is also available for many RTOS products, like Nucleus.

For the most part, AMP [Asymmetrical Multi-Processing] has a wider application for embedded systems. And this is where new developments are progressing quickly … Read the rest of this entry »

, , , , , , , , ,

9 March, 2015

I have finally caught up and this is the last aggregation of recent articles. From now on, all being well, I’ll post to alert readers of new material being available. This time the articles cover measuring RTOS performance, the use of open source tools, memory use optimization and approaches to debugging … Read the rest of this entry »

, , , , , , , , ,

28 October, 2014

When I made the very first posting  to this blog, more than five years ago, I made the observation that the world of embedded software is very fashion conscious. I certainly do not mean that embedded software developers are renowned for their dress sense! I am talking about the way that a particular technology is really “hot” at any one time … Read the rest of this entry »

, , , , , , , , , , , , ,

16 September, 2014

I have written before about multicore systems – here for example – and looked at AMP vs SMP and various other aspects of the technology. As the use of multicore designs has become increasingly mainstream, the options and possible configurations available has increased drastically.

A particular facet is the incorporation of a hypervisor in an AMP system … Read the rest of this entry »

, , , , , , , , , ,

18 August, 2014

Although I enjoy writing articles and blogs and giving presentations – I am always hoping that I can impart some useful information and help engineers with their projects – the Q&A session after a presentation is often the moist interesting part. If I am doing a Web seminar, for example, I normally have a one hour slot; I try to talk for no more than 20-25 minutes, leaving plenty of time for Q&A. I find that so often it is the questions that trigger ideas for articles, blogs and further presentations. So, please keep them coming – comment here or email are always options.

I attended a recent Web seminar at which there were lots of interesting questions … Read the rest of this entry »

, , , , , , , , ,

21 July, 2014

Multicore continues to be a hot topic, as an ever-increasing number of embedded systems are designed with multiple CPUs – most commonly multiple cores on a chip. One of the challenges with understanding multicore is that the term actually covers a number of architectures and approaches to design. This is a topic that I have discussed somewhat before, but the increasing popularity of multicore and additional technology options make it a topic worth revisiting.

Figuring out the terminology is the first challenge … Read the rest of this entry »

, , , , , , , , , ,

2 December, 2013

, , , , , , , , ,

25 November, 2013

I recently discussed hypervisor technology and how it is being applied in embedded systems. This coincided with Mentor Embedded’s announcement of Mentor Embedded Hypervisor. I described what a hypervisor is and something about how it works, but I did not address applications for hypervisors – where they are used and why.

The initial announcement that I quoted, was focused on using hypervisors in automotive applications, but that is far from the whole story … Read the rest of this entry »

, , , , , , , , , ,

18 November, 2013

My busy two week conference period is now behind me and, having had a bit of R&R in the meantime, I have had a chance to reflect on some of my experiences and impressions of the three events: ARM TechCon, ECS and IP-SoC.

If you attended any of these events, please email or comment to share your thoughts. If you would like copies of any of my materials, please emailRead the rest of this entry »

, , , , , , , , , , , , ,

11 November, 2013

Some technologies, it seems to me, should not really exist. They do, however, because they address a specific need. Typically, such technologies stretch something to make it perform in a way that was not originally intended. An example would be the fax machine. In a paper-based office environment, there was a frequent need to move documents from A to B. Initially, this resulted in the mail. But fax was an ingenious way to use phone lines to deliver a similar result. As soon as email became widespread, fax disappeared almost overnight.

The technology that I have in mind today is hypervisors, which are a software layer that enables multiple operating systems to be run simultaneously on a single hardware platform. They have been used for decades on mainframes, more recently on desktop computers, but are now beginning to be very relevant to embedded developers … Read the rest of this entry »

, , , , , , , , ,

25 October, 2013

As I outlined recently, I am attending a number of conferences in the next couple of weeks. The first one, next week, is ARM TechCon in Santa Clara, CA. This event spans 3 days – 29-31 October. The conference itself covers all 3 days; the exhibition is just days 2 and 3.

Each year this event seems to expand in size and scope and I have more things to do there … Read the rest of this entry »

, , , , , ,

19 August, 2013

From time to time, a concept or some terminology pops up and suddenly everyone is talking about it. That is usually the point when I think “I wonder what that is all about.” and start to investigate. That is what happened with ARM’s big.LITTLE concept.

As a C programmer at heart, any terminology that uses the case of letters in an odd way gets my attention – and big.LITTLE is certainly an original construct. Fortunately, there is rather more to it than that … Read the rest of this entry »

, , , , ,

7 June, 2010

It is becoming common for embedded designs to incorporate more than one CPU – maybe multiple cores on a chip or multiple chips on a board or any combination of these. Indeed, it has been suggested that it will soon be the norm to build systems that way.

The use of multiple cores has spawned various technologies and, of course, much terminology and jargon. When new technical terms and acronyms appear, there is inevitable misuse and misunderstanding. This seems to be the case with AMP and SMP, so maybe I can set the record straight … Read the rest of this entry »

, , , , , , ,

@colin_walls tweets

Follow colin_walls