Posts Tagged ‘DASC’

7 May, 2015

For all things verification, you will want to stop by the Verification Academy booth #2408 at DAC to interact with experts exploring the challenges of IC design and verification.  At the top of each hour, the Verification Academy will feature a presentation followed by a lively conversation.  Presentations will not be repeated so each hour will be unique.

We have themed each of the days as well:

  • Monday is “Debug Day
  • Tuesday is “Standards & FPGA Day
  • Wednesday is “Formal Verification Day

Naturally, you will find a few exceptions to those rules when you look at the program in detail.  Please register for Verification Academy sessions here: Monday Registration | Tuesday Registration | Wednesday Registration.  [NOTE: the Verification Academy sessions are highlighted with a blue background when you visit the registration site.]  A concise listing of all the Verification Academy sessions can be found here.

We will feature an end of the day reception on Monday at the Verification Academy booth after the last presentation.  Neil Johnson (XtremeEDA) and Mentor’s Harry Foster will explore Agile Evolution in SoC Verification in that last session.  The session begins at 5pm.  Neil is a proponent of this methodology as a means to to help build in design quality and simplify the task of verification.  In addition to being an advocate for this, he is also a practitioner of it.  He is an open-source hardware developer and Moderator at www.AgileSoC.com.  We think the conversation that follows this informative session will be a lively one in which we invite everyone to continue over cocktails and hor d’oeuvres at 5:30pm.

We are sponsoring other events outside of the Verification Academy as well.  Tuesday is truly “Standards Day” at DAC.  In addition to the standards theme at the Verification Academy booth, you can kick off the day at the Accellera Breakfast and later in the day attend the IEEE DASC, Accellera and Si2 System Level Low Power Workshop.  Here is a partial list of Standards Day activities:

Registration

If you have not yet registered for DAC, do so now.  If you do not have plans to register for the full technical conference, many conference events are fee free if you select the “I LOVE DAC” registration option before May 19th!  In fact, all the “Standards Day” events listed above are free with early I Love DAC registration. Simply click here and you will be taken to the “I Love DAC” location to register.  Register before May 19th as after that date a $95 minimum fee sets in.

See you at DAC!

, , , , , , , , , ,

5 December, 2012

IEEE Std. 1800™-2012 Officially Ratified

The IEEE Standards Association (SA) Standards Board (SASB) officially approved the latest SystemVerilog revision, Draft 6, as an IEEE standard.  The SASB Review Committee (RevCom) agenda and the SASB agenda include review and formal approval of the latest work by the IEEE Computer Society Design Automation Standards Committee’s (DASC) SystemVerilog Working Group at their December 2012 meeting series.

What’s New?

The new standard has many new features, numerous clarifications and various corrections to improve the standard and keep pace with electronic system design and verification.  DVCon 2012 included a session presentation, Keeping Up with Chip – The Proposed SystemVerilog 2012 Standard Makes Verifying Ever-Increasing Design Complexity More Efficient” that detailed the standard.  The paper was written by Stuart Sutherland (Sutherland HDL, Inc.) and Tom Fitzpatrick (Mentor Graphics).  You can find a copy of the paper here at the DVCon 2012 archive and the presentation can be found at Sutherland HDL’s site here.

For users of Mentor Graphics’ Questa Verification Platform, many of the major SystemVerilog 2012 features can be used today, like multiple inheritance.  As Stu and Tom said in their presentation, “This is BIG!”  If you read their full paper, they discuss some ways this new feature might be useful for a UVM testbench.

Major work was done to augment the current notion of constraints in SystemVerilog.  In past versions of the standard they were known as hard constraints.  What this meant was all the conditions of the constraints had to be met otherwise there would be an error.  There was no built-in method to relax the need to satisfy the constraints.  Given the world of multiple constraints is the norm for testbenches today the potential for conflicts between them is high.  To alleviate this the SystemVerilog Working Group introduced soft constraints to the standard.  If you are interested in the details of what was proposed to be added the standard, you can reference the full proposal here that is included in the standard.  Stu and Tom said that “This is also a big enhancement!”

Availability

IEEE 1800™-2012 has only now been approved.  The standard itself is not ready to be published yet.  Plans are to have it ready to be published before DVCon 2013, which is scheduled for late February 2013.  I will  share publication information as it becomes available.  And, I hope you join me and attend DVCon 2013 where we can plan to celebrate the unveiling of the published standard.

sva3rdE_cover-wsWhile the IEEE publication will be the authoritative source on the standard, I have pointed to the presentation and paper by Stu Sutherland and Tom Fitzpatrick for information on the new standard that you can reference now.  For those who depend on assertions, you will find SystemVerilog-2012 has a major update with enhancements for properties and sequences in the area of immediate assertions, data type support, argument passing, vacuity definitions, global clock resolution and inferred clocking in sequences and much more.  You may find the SystemVerilog Assertions Handbook 3rd Edition by Ben Cohen, et. al. to be of value as well.  You can find more information about it on Amazon.com here.

The Story Continues…

There is much more to the SystemVerilog-2012 story I will share more of that in the months ahead.  The global team of experts who have put this together has been an outstanding collection of individuals ranging from producers and suppliers of electronic design automation software to consumers of said technology who have ensured the language can be used to design and verify the most demanding of electronic systems.

Stay tuned!  For now, I encourage you to get informed!

, , , , , , , , , , , , , , ,

5 December, 2011

The DASC Participates in IEEE Standards Association Gala Event

The IEEE Computer Society Design Automation Standards Committee (DASC) participated in the annual IEEE Standards Association (SA) Award ceremony held in New Brunswick, NJ USA  on 4 December 2011.  Hundreds met to recognize the work of thousands who volunteer daily to develop standards and to honor the few who are exceptional examples.

The DASC recognized Larry Saunders as its “Ron Waxman Design Automation Standards Committee Meritorious Service Award” recipient.  Larry was recognized “for pioneering the standardization of VHDL that fundamentally changed the electronic system design process.”

As someone who has worked with Larry on and off over the years to promote the use of VHDL, I know firsthand he is very deserving of this recognition and it was a pleasure to be present as he, one of the renowned VHDL fathers, was given this award.  Yatin Trivedi, vice-chair of the DASC and director of standards at Synopsys gave a glowing tribute to Larry, not just from his DASC leadership role, but as a colleague, friend and mentor.

Pearl & Ron Waxman, myself, Larry Saunders, April Mitchell, Yatin Trevidi and Karen Bartleson from the DASC pose for a photo after the ceremony.

In addition to the “Ron Waxman” award, the IEEE-SA Working Group Chair Awards were also officially recognized.  From the DASC, two of the working groups completed standards development and published their work and a few members of each of those groups were given Working Group Chair awards.

1076.1.1™-2010 IEEE Standard for VHDL Analog and Mixed-Signal Extensions – Packages for Multiple Energy Domain Support
Tom Alderton, Peter J. Ashendon, Ernst Christen, David W. Smith

1647™-2011 IEEE Standard for the Functional Verification Language e
Mike Bartley, Darren Galpin, Amy Witherow

Yatin’s citation for the Ron Waxman Award, Ron’s additional background on Larry’s contributions and Larry’s acceptance video can be seen below.  The microphone was a bit away from the speakers and it was recorded at some distance from the speakers so the sound may be a bit hard to hear unless you use headphones.  But for those who were not there and might like to see it, it is offered for you.

Larry Saunders Accepts DASC Ron Waxman Meritorious Service Award

, , , , , , , , ,

18 December, 2009

Just in time for the holidays!  :)

IEEE Std. 1800™-2009, aka SystemVerilog 2009, is ready for purchase and download from the IEEE.  The standard was developed by the SystemVerilog Working Group and recently approved by the IEEE.  It is an entity project of the IEEE jointly sponsored by the Corporate Advisory Group (CAG) and the Design Automation Standards Committee (DASC).  The working group members represented Accellera, Sun Microsystems Inc, Mentor Graphics Corporation, Cadence Design Systems, Intel Corporation and Synopsys along with numerous other volunteers from around the world.

IEEE Std. 1800-2009 LRM

IEEE Std. 1800-2009 LRM

The publication of the standard culminates the work of representatives from the companies above along with numerous other interested parties and volunteers.  Thank you to all who made this happen!

This standard represents a merger of two previous standards: the IEEE Std 1364-2005 Verilog Hardware Description Language (HDL) and the IEEE Std 1800-2005 SystemVerilog Unified Hardware Design, Specification, and Verification Language.

In these previous standards, Verilog was the base language and defined a completely self-contained standard. SystemVerilog defined a number of significant extensions to Verilog, but IEEE Std 1800-2005 was not a self-contained standard; IEEE Std 1800-2005 referred to, and
relied on, IEEE Std 1364-2005. These two standards were designed to be used as one language.

Merging the base Verilog language and the SystemVerilog extensions into a single standard enables users to have all information regarding syntax and semantics in a single document.  The standard serves as a complete specification of the SystemVerilog language. The standard contains the following:

  • The formal syntax and semantics of all SystemVerilog constructs
  • Simulation system tasks and system functions, such as text output display commands
  • Compiler directives, such as text substitution macros and simulation time scaling
  • The Programming Language Interface (PLI) mechanism
  • The formal syntax and semantics of the SystemVerilog Verification Procedural Interface (VPI
  • An Application Programming Interface (API) for coverage access not included in VPI
  • Direct programming interface (DPI) for interoperation with the C programming language
  • VPI, API, and DPI header files
  • Concurrent assertion formal semantics
  • The formal syntax and semantics of standard delay format (SDF) constructs
  • Informative usage examples
Where to Download & Purchase

For users who have access to IEEE Xplore, free downloads are available here.

For user who purchase single-copy need to visit Shop IEEE (here) and search for “1800” to purchase.  IEEE Member price is $260 and non-member price is $325.

, , , , , , , , , , ,

7 December, 2009

Congratulation Peter!IEEE SA 2009 Awards

At the December 5, 2009 IEEE SA Awards Ceremony, the “Ron Waxman Design Automation Standards Committee (DASC) Meritorious Service” award was presented to Dr. Peter Ashenden.  He was recognized for “leadership in keeping the Design Automation standards Committee on the path to technical and organizational excellence during its formative years.”

While many who may use VHDL might recognize his name from his year of involvement in VHDL standardization and the books he has authored on VHDL and digital logic design, Dr. Ashenden, or Peter as we call him in the DASC, offered his leadership to the standards group several years back.dasc-2009-award

During Peter’s tenure, there were many discussions on by users that corporate participation should play a key role to underpin EDA standards development.  Peter set in motion a plan that culminated in strong corporate backing of the development of DASC standards.  Peter’s key role in the evolution of EDA standard development is justly recognized with this award.

It was great to have Peter at the ceremony, having traveled from Australia to accept his award.  Many in the DASC were also on hand for the presentation of the award to Peter, including Ron Waxman, for whom the award is named.

Karen, Victor, Ron, Peter & Dennis

Karen, Victor, Ron, Peter & Dennis

, , ,

@dennisbrophy Tweets

  • Loading tweets...

@dave_59 Tweets

  • Loading tweets...

@jhupcey Tweets

  • Loading tweets...