More DVCon–More Mentor Tutorials!
In DVCon’s recent past, it was a tradition for the North American SystemC User Group (NASCUG) to sponsor a day of activity before the official start of the conference. When OSCI merged with Accellera, the day before the official conference start grew to become Accellera Day with a broader set of meetings and activities covering many of Accellera’s standards. This has all grown into a more official part of the DVCon program. On Monday at DVCon – or as many still call it – Accellera Day – the tradeshow now joins in opening. I covered this in detail in an earlier blog, so I won’t repeat myself now.
The pre-conference education and meet-up to discuss the latest in standards development is joined by an end of conference tutorial series that has expanded to allow four parallel sessions from three. Instead of the one tutorial we at Mentor Graphics would otherwise sponsor at DVCon, we will offer two in this expanded series. Given the impact verification has on design it would seem right that more time be devoted to topics that address this. One half-day tutorial is just to short to give the subject its due respect.
The two Mentor Graphics sponsored tutorials at DVCon, to be run in series, will devote a day to explore the application of current verification technology by us and users like you. If you are already attending DVCon, you are making your tutorial selections now. And for those who might only be interested to attend the tutorials themselves, DVCon offers a tutorials-only package ($145/Tutorial). Mentor’s two tutorials are:
- Morning Tutorial – Block to System Verification: Smooth Sailing from Simulation to Emulation
- Afternoon Tutorial – Formal Verification in Practice: Technology, Methods and Applications
The first tutorial references “smooth sailing,” not because this will be a “no-pirate zone,” although I can tell you that since International Talk Like a Pirate Day is in late September, one won’t have to worry about a morning of pirate talk! [Interesting Fun Fact: Mentor Graphics’ headquarters in Wilsonville, OR USA is a short 50 miles (~80 km) north of the creators of this parotic holiday.] The smooth sailing comes from the ability to easily use multiple engines from simulation, formal, emulation, FPGA prototyping to address your block to system-level verification needs.
The second tutorial is all about formal. Or, in a more colloquial way to say it, we will answer the question: Whatsup with formal? No, I doubt we will find more slang terms for formal technology being used and created in the tutorial. But the tutorial will certainly look at more focused applications of formal technology. As a pioneer in focused formal applications (like clock domain crossing) the creation of these focused formal applications has greatly simplified use and expanded technology access to verification teams with RTL design checks, X-state verification, and more joining the list. Maybe we should ask Whatsapp with formal! But wait! That slang question is already taken – and Facebook affirmed ownership with a $19B purchase of it recently. Oh well, I lament. Join me at this tutorial and we can explore something suitable and not yet taken as a replacement. I can’t think of a better way to close DVCon than to see if we can invent another $19B term (or app).
Posted February 25th, 2014, by Dennis Brophy
- Loading tweets...
- Loading tweets...
- DVCon India: A Smashing Hit!
- Portable and Productive Test Creation with Graph-Based Stimulus
- Supporting A Season of Learning
- DVCon Goes Global!
- Better Late Than Never: Magical Verification Horizons DAC Edition
- Accellera Approves UVM 1.2
- Getting More Value from your Stimulus Constraints
- The FPGA Verification Window Is Open
- UVM DVCon 2014 Tutorial Video Online
- Mentor Enterprise Verification Platform Debuts