Texas-Sized DAC Edition of Verification Horizons Now Up on Verification Academy
Just wanted to let you know that we just posted the PDF of the latest, Texas-Sized, DAC edition of Verification Horizons on the Verification Academy. In addition to my Editor’s Note, in which I liken what we do as verification engineers to my set-building experiences in local theatre groups, and brag about my daughter, you’ll find these fine articles:
Interviewing a Verification Engineer by Akiva Michelson, Ace Verification
Maximum Productivity with Verification IP by Joe Rodriguez, Raghu Ardeishar, and Rich Edelman, Mentor Graphics
Power Up Hardware/Software Verification Productivity by Matthew Ballance, Mentor Graphics
Non-invasive Software Verification using Vista Virtual Platforms by Alex Rozenman, Vladimir Pilko, and Nilay Mitash, Mentor Graphics
QVM: Enabling Organized, Predictable, and Faster Verification Closure by Gaurav Jalan, SmartPlay Technologies, and Pradeep Salla, Mentor Graphics
Verifying High Speed Peripheral IPs by Sreekanth Ravindran and Chakravarthi M.G., Mobiveil
Confidence in the Face of the Unknown: X-state Verification by Kaowen Liu, MediaTek Inc., and Roger Sabbagh, Mentor Graphics
Making it Easy to Deploy the UVM by Dr. Christoph Sühnel, frobas GmbH
NoC Generic Scoreboard VIP by François Cerisier and Mathieu Maisonneuve, Test and Verification Solutions
Flexible UVM Components: Configuring Bus Functional Models by Gunther Clasen, Ensilica
Monitors, Monitors Everywhere – Who Is Monitoring the Monitors? by Rich Edelman and Raghu Ardeishar, Mentor Graphics
The Need for Speed: Understanding Design Factors that Make Multi-core Parallel Simulations Efficient by Shobana Sudhakar & Rohit Jain, Mentor Graphics
We’ll have plenty of copies available at DAC. Be sure to stop by the Mentor booth (2046) or the Verification Academy booth (1215) to pick one up, or just to say “Howdy.”
Posted May 31st, 2013, by Tom Fitzpatrick
- Loading tweets...
- Loading tweets...
- DVCon India: A Smashing Hit!
- Portable and Productive Test Creation with Graph-Based Stimulus
- Supporting A Season of Learning
- DVCon Goes Global!
- Better Late Than Never: Magical Verification Horizons DAC Edition
- Accellera Approves UVM 1.2
- Getting More Value from your Stimulus Constraints
- The FPGA Verification Window Is Open
- UVM DVCon 2014 Tutorial Video Online
- Mentor Enterprise Verification Platform Debuts