IEEE 1801™-2013 UPF Standard Is Published
Download the standard now – at no charge
The IEEE Standards Association (IEEE-SA) has published the latest UPF 2.1 standard, officially called IEEE Standard for Design and Verification of Low-Power Integrated Circuits, many refer to it as IEEE 1801 or UPF for the Unified Power Format as this was the name Accellera had given it prior to transferring standardization responsibility and ongoing maintenance and enhancement to the IEEE. Further – Courtesy of Accellera – the standard is available for download without charge directly from the IEEE.
The latest update to IEEE 1801 is ready for download. It joins other EDA standards, like SystemVerilog and SystemC in the IEEE Get™ program that grants public access to view and download current individual standards at no charge as a PDF. (If you wish to have an older, superseded and withdrawn version of the standard or if you wish to have a printed copy or have it in a CD-ROM format, you can purchase older and alternate formats from IEEE for a fee.)
The official IEEE announcement on the standard’s publication can be found here. And the official Accellera announcement that it has partnered with the IEEE-SA to offer the standard to all at no charge can be found here. This revision of the standard had one of the largest number of IEEE-SA entity members of any corporate standards program. Participation from the IEEE-SA global community of entity participants ensures the needs of a broad set of companies are captured to support this worldwide standard.
Just In Time For DAC
DAC 2013 has many events that will allow you to learn more about the new standard and how to use it to your maximum benefit. And for those who cannot attend DAC, visit the Verification Academy, you will find the Low Power sessions cover the new standard as well. [Registration required; restrictions apply.]
Topic: DAC Workshop: Low-Power Design with the New IEEE 1801-2013 Standard
Date: 2 June 2013
Time: 1:00 p.m. – 5:00 p.m.
Location: Convention Center: Room 18C
Registration: Official DAC Workshop registration required ($). For more information and to register, click here.
Accellera Breakfast & Town Hall Meeting
Topic: The Standard for Low Power Design and Verification is here! What’s next?
Date: 3 June 2013
Time: 7:00 a.m. – 8:45 a.m.
Location: Convention Center: Ballroom D
Registration: This is a free Accellera event, but registration is required. Form more information click here and to register, click here.
Topic: “Low Power Monday”
Date: 3 June 2013
Time: 11:00 a.m. – 6:00 p.m.
Location: Tradeshow Floor – Booth 1215
Registration: The DAC Tradeshow floor is open to all DAC registrants. Visit www.dac.com to register.
The Verification Academy is open to all DAC registrants. There are no restrictions and we invite everyone to visit booth 1215 for Low Power sessions that may be of interest to you on Monday. To help judge attendance, please feel free to pre-register at here. I look forward to see you there as you will find me here most of the time Monday-Wednesday.
|11:00 a.m. – 12:00 p.m.||Low Power Verification||Tim Jordon
|1:00 p.m. – 2:00 p.m||What’s New in UPF 2.1?||Erich Marschner
IEEE 1801 Vice-chair
|2:00 p.m. – 3:00 p.m.||UPF-Based Verification for Cypress PSOC||Ellie Burns
|4:00 p.m. – 5:00 p.m.||Optimizing for Power Efficient Design||Abhishek Ranjan
|5:00 p.m. – 6:00 p.m.||IEEE 1801 UPF Commands and Methodology||John Biggs
IEEE 1801 Chair
If you are coming to DAC and participating in the DAC Low Power Workshop on Sunday, or in other events, download your person copy of the new IEEE 1800-2013 standard today. The PDF form allows you to take it with you and read it using your favorite e-reader or i-device. Let’s me know what you think of the standard. And – See you at DAC!
Posted May 29th, 2013, by Dennis Brophy
- Loading tweets...
- Loading tweets...
- DVCon India: A Smashing Hit!
- Portable and Productive Test Creation with Graph-Based Stimulus
- Supporting A Season of Learning
- DVCon Goes Global!
- Better Late Than Never: Magical Verification Horizons DAC Edition
- Accellera Approves UVM 1.2
- Getting More Value from your Stimulus Constraints
- The FPGA Verification Window Is Open
- UVM DVCon 2014 Tutorial Video Online
- Mentor Enterprise Verification Platform Debuts