How Did I Get Here?

Remembering Don Loughry

“How did you get involved in standards,” I was asked.

On a business trip to India in 2009, I was asked to come by the Mentor office in Noida to meet with some “freshers” and other participants in Mentor’s Displaced Worker Program who were in the middle of a SystemVerilog training.  As one of many who have been engaged in the development of the SystemVerilog (aka IEEE Std 1800™-2009) standard the past decade, they were curious to know how I became involved in the development of this standard.

“How did you get involved in standards,” I was asked.

“My work on SystemVerilog comes from an early exposure to IEEE standards, much like you are getting today,” I told them.

In the late 1970’s a visiting lecture from Hewlett-Packard spent a year at UC Davis where I went to school.  One of the courses I took was a hardware interface to computers course that borrowed from the Hewlett-Packard Interface Bus (HP-IB).  While we all called the protocol HP-IB, it was already an IEEE standard.  Today it is known as IEEE Std 488.1™-2003.

In addition to the normal material that had to be purchased for the class, I also had to buy a copy of the IEEE standard.  My first thought was the standard was expensive!  When looking inside the standard, it looked more like a someone used an IBM Selectric typewriter to write it and inserted hand-drawn state diagrams.  Maybe I bought a draft of the standard instead.  This is not at all the IEEE standards of today.

Recently I visited IEEE Xplore and downloaded the current standard and the content, as I would expect, looks nothing like the one I bought for my class.  Print was professional as all the standards look today.  Even the state diagrams are computer generated.

This was my first IEEE standard I bought, studied and built prototype interfaces to connect.  While one might have expected we would have spent 100% of our course time on the application of what we were learning, we did not.  We got a dose of indoctrination on the importance of standards.  “There may be times in your professional career where you may need to volunteer on standards development: Do it,” we were told.

This is the story I related to those learning SystemVerilog in Noida.  I told them the knowledge they gain may prove to be indispensable in the work they do in the years ahead.  But thank you for the question on how I got involved in standards, as it reminds me I should encourage you to be mindful of standards in your future.  Let me pass on what I learned from Hewlett-Packard that if there is a time in your professional career where you  may need to volunteer for standards development: Do it.

My Mentor, In Pectore

In late 2006, my home phone number rings.  I answer.  “Hi, this is Don Loughry calling on behalf of the IEEE and I have some good news to share with you.”  “What is the good news,” I ask.  “You have been elected to the IEEE Standards Association Board of Governors.  As past chair it is my privilege to bring you this news,” he says.  […] “Thank you, I look forward to serving,” I said as I concluded the call.

Many weeks later, my office number rings and I answer.  “Hi this is Don Loughry calling.  Dennis, is this you,” he asks.  “Yes, this is Dennis,” I say.  “Did you see the email I sent to you asking if you would join the Charles Proteus Steinmetz awards committee,” he asked.  “No, I can’t recall seeing that email.  Does your email come in with your first or last name listed,” I asked.  “Neither,” Don told me.  “You will see my email address as ‘Sunkist,’” he said.  “Oh, I thought I got some message from the ‘orange company’ and did not read it.  Let me do that now,” I said.  And, yes I joined the committee.  [From this moment on, Don Loughry was known to me as Sunkist, though I never told him.]

Not too long ago, I related the story of getting involved in standards – the story above – with the now chair of the IEEE SA BoG, Steve Mills.  Steve is with Hewlett-Packard Co. and told me that standardization of HP-IB/IEEE 488 was the work of Don Loughry.  He was also instrumental in setting a corporate culture that was pro-standardization and Steve told me the encouragement I got  to “think standards” while in college is “all Don.”

Interesting, I thought.  How I got here has a lot to do with what Don Loughry has done.  This was not self evident to me, and kept in secret, in pectore, to me and Don for that matter.  Don, my mentor, in pectore.

As you have read the title of the blog, you know there is some sad news to share.  This is it:

Don passed away about a month ago.  And as I write this, family and friends plan to gather this weekend to remember him.  While his life will be recounted by personal and professional accomplishments extraordinaire – and Don’s are certainly substantial by any measure – his ripples on the pond of life continue to radiate and touch many.  In my case, his call to volunteer for standards has become my endeavor.  As Don has called to action, I have with those I met in Noida in 2009, as I do now with you dear reader of this blog.

Expression of Gratitude

While Don led the development of IEEE 488, he was also key to the development of IEEE 802.3 (the Ethernet LAN standard) that connects 100’s of millions of machines around the world today.  We should all be grateful for that.

He launched the IEEE Standards Association and served as its first president.  We all benefit from his vision.  Standards developers around the globe are grateful for this.

And as for Don appointing me to be a member of the Charles Proteus Steinmetz committee, I went on to be its chair for a couple years.  I am grateful for his trust.

As an aside, Don was given the 2003 Steinmetz award.  Having been on the committee and its chair, I was offered one action of privilege this year.  And that was to appoint myself to be a member of the committee a last time as its past chair.  I appointed myself.  Thank you Don for your initial appointment to this committee.

The week before last, while in India, after concluding a long week of meetings for the IEEE SA Corporate Advisory Group, it was bittersweet as I dialed into my last Steinmetz committee meeting.   I could not finish the call in my hotel room before having to check out and share a ride to the Bangalore airport.  Therefore I continued the call on my mobile phone in the car.  I thank my friend from Broadcom for sharing his car to the airport with me.  And, knowing Broadcom may like 802.3 a bit, perhaps I can be forgiven for this minor annoyance – knowing the rest of the story now.  After all, “How did I get here?”  How did I become to be on the phone for this call at this moment?  In large measure by Don, the same person who helped sow the seeds that Broadcom reaps today with 802.3.

To Sunkist

Yes, I know why Don’s email address has “sunkist” in it.  I came to learn why when we were on the Stienmetz committee together when he participated as “past chair.”  And no, it is not about oranges.  However, oranges will be one of those things that will remind me of him.  So why it is his email address that way?  Well, let’s say that is one thing I will keep in pectore.

Post Author

Posted March 22nd, 2012, by

Post Tags

, , , , , , , , , , ,

Post Comments

1 Comment

About Verification Horizons BLOG

This blog will provide an online forum to provide weekly updates on concepts, values, standards, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them. We're looking forward to your comments and suggestions on the posts to make this a useful tool. Verification Horizons BLOG

@dennisbrophy Tweets

  • Loading tweets...

@dave_59 Tweets

  • Loading tweets...

@jhupcey Tweets

  • Loading tweets...


One comment on this post | ↓ Add Your Own

Commented on April 25, 2015 at 11:05 am
By Zelma

He freely admits to experiencing difficult relationships with his mother and father and
with his ex-wives. Clinical Trials are categorized into four phases as follows:.
The major obstacle was the power to isolate normal, non-leukemic cells that could fight against the cancerous ones.

My web blog what is chronic myeloid leukemia

Add Your Comment


March 2015
  • March 2015 Edition of Verification Horizons Available Online!
  • Part 2: The 2014 Wilson Research Group Functional Verification Study
  • February 2015
  • Is Gate-Level Simulation Still Required Nowadays??
  • From Tightly Coupled (Loosely Bolted) to Verification Convergence!
  • Portable Stimulus at DVCon
  • Portable Stimulus: A Small Step in Standardization
  • Part 1: The 2014 Wilson Research Group Functional Verification Study
  • January 2015
  • Understanding and Minimizing Study Bias
  • Prologue: The 2014 Wilson Research Group Functional Verification Study
  • Who Knew VIP?
  • 3 Notable Formal-Related Conference Papers of 2014
  • December 2014
  • Latest Issue of Verification Horizons Available!
  • November 2014
  • SystemVerilog Testbench Debug – Are we having fun yet?
  • ARM® Techcon Paper Report: How Microsoft Saved 4 Man-Months Meeting Their Coverage Closure Goals Using Automated Verification Management & Formal Apps
  • Preparing for the Perfect Storm with New-School Verification Techniques
  • On-Demand Webinar: UVM Sequences in Depth
  • October 2014
  • DVCon India: A Smashing Hit!
  • September 2014
  • Portable and Productive Test Creation with Graph-Based Stimulus
  • Supporting A Season of Learning
  • August 2014
  • DVCon Goes Global!
  • Better Late Than Never: Magical Verification Horizons DAC Edition
  • July 2014
  • Accellera Approves UVM 1.2
  • May 2014
  • Getting More Value from your Stimulus Constraints
  • The FPGA Verification Window Is Open
  • April 2014
  • UVM DVCon 2014 Tutorial Video Online
  • Mentor Enterprise Verification Platform Debuts
  • March 2014
  • New Verification Academy ABV Course
  • DVCon 2014 Issue of Verification Horizons Now Available
  • February 2014
  • DVCon–The FREE Side
  • More DVCon–More Mentor Tutorials!
  • UVM 1.2: Open Public Review
  • DVCon 2014: Standards on Display
  • Just because FPGAs are programmable doesn’t mean verification is dead
  • January 2014
  • Managing Verification Coverage Information
  • November 2013
  • Epilogue: The 2012 Wilson Research Group Functional Verification Study
  • New Verification Horizons Issue Available
  • October 2013
  • Happy Halloween from ARM TechCon
  • IEEE Standards Association Symposium on EDA Interoperability
  • STMicroelectronics: Simulation + Emulation = Verification Success
  • September 2013
  • A Decade of SystemVerilog: Unifying Design and Verification?
  • Part 12: The 2012 Wilson Research Group Functional Verification Study
  • August 2013
  • Part 11: The 2012 Wilson Research Group Functional Verification Study
  • Part 10: The 2012 Wilson Research Group Functional Verification Study
  • Part 9: The 2012 Wilson Research Group Functional Verification Study
  • Part 8: The 2012 Wilson Research Group Functional Verification Study
  • July 2013
  • Part 7: The 2012 Wilson Research Group Functional Verification Study
  • Walking in the Desert or Drinking from a Fire Hose?
  • Part 6: The 2012 Wilson Research Group Functional Verification Study
  • A Short Class on SystemVerilog Classes
  • Part 5: The 2012 Wilson Research Group Functional Verification Study
  • Part 4: The 2012 Wilson Research Group Functional Verification Study
  • June 2013
  • Part 3: The 2012 Wilson Research Group Functional Verification Study
  • Part 2: The 2012 Wilson Research Group Functional Verification Study
  • May 2013
  • Texas-Sized DAC Edition of Verification Horizons Now Up on Verification Academy
  • IEEE 1801™-2013 UPF Standard Is Published
  • Part 1: The 2012 Wilson Research Group Functional Verification Study
  • What’s the deal with those wire’s and reg’s in Verilog
  • April 2013
  • Getting AMP’ed Up on the IEEE Low-Power Standard
  • Prologue: The 2012 Wilson Research Group Functional Verification Study
  • March 2013
  • Even More UVM Debug in Questa 10.2
  • IEEE Approves New Low Power Standard
  • February 2013
  • Verification Horizons DVCon Issue Now Available
  • Get your IEEE 1800-2012 SystemVerilog LRM at no charge
  • IEEE 1800™-2012 SystemVerilog Standard Is Published
  • See You at DVCon 2013!
  • Get Ready for SystemVerilog 2012
  • January 2013
  • VHDL Update Comes to Verification Academy!
  • December 2012
  • IEEE Approves Revised SystemVerilog Standard
  • November 2012
  • Coverage Cookbook Debuts
  • October 2012
  • IoT: Internet of Things
  • Check out the October, 2012 Verification Horizons
  • Improving simulation results with formal-based technology
  • Introducing “Verification Academy 2.0”
  • September 2012
  • OVM Gets Connected
  • August 2012
  • OpenStand & EDA Standardization
  • July 2012
  • Synthesizing Hardware Assertions and Post-Silicon Debug
  • Virtual Emulation for Debugging
  • Verification Academy: Up Close & Personal
  • SystemC Standardization Cycle Completes
  • Verification Standards Take Another Step Forward
  • New UVM Recipe of the Month: Scoreboarding in UVM
  • June 2012
  • Intelligent Testbench Automation – Catching on Fast
  • May 2012
  • Two Articles You Need to Check Out
  • Off to DAC!
  • Dave Rich Featured on EEWeb
  • March 2012
  • How Did I Get Here?
  • February 2012
  • Expanding the Verification Academy!
  • Get on the Fast Track to Advanced Verification with UVM Express
  • Introducing UVM Connect
  • Tornado Alert!!!
  • UVM: Some Thoughts Before DVCon
  • UVM™ at DVCon 2012
  • January 2012
  • SystemC 2011 Standard Published
  • Verification solutions that help reduce bug cost
  • December 2011
  • Instant Replay for Debugging SoC Level Simulations
  • 2011 IEEE Design Automation Standards Awards
  • November 2011
  • Getting started with the UVM – Using the Register Modeling package
  • TLM Becomes an IEEE Standard
  • October 2011
  • Worlds Standards Day 2011
  • VHS or Betamax?
  • Verification Issues Take Center Stage
  • September 2011
  • New UVM Recipe-of-the-Month: Sequence Layering
  • July 2011
  • Combining Intelligent Testbench Automation with Constrained Random Testing
  • Going from “Standards Development” to “Standards Practice”
  • Verification Academy Now Includes OVMWorld Content
  • June 2011
  • Intelligent Testbench Automation Delivers 10X to 100X Faster Functional Verification
  • Part 9: The 2010 Wilson Research Group Functional Verification Study
  • Verification Horizons DAC Issue Now Available Online
  • Accellera & OSCI Unite
  • The IEEE’s Most Popular EDA Standards
  • UVM Register Kit Available for OVM 2.1.2
  • May 2011
  • Part 8: The 2010 Wilson Research Group Functional Verification Study
  • Getting Your Standards Update @ DAC 2011
  • April 2011
  • User-2-User’s Functional Verification Track
  • Part 7: The 2010 Wilson Research Group Functional Verification Study
  • Part 6: The 2010 Wilson Research Group Functional Verification Study
  • SystemC Day 2011 Videos Available Now
  • Part 5: The 2010 Wilson Research Group Functional Verification Study
  • Part 4: The 2010 Wilson Research Group Functional Verification Study
  • Part 3: The 2010 Wilson Research Group Functional Verification Study
  • March 2011
  • Part 2: The 2010 Wilson Research Group Functional Verification Study
  • Part 1: The 2010 Wilson Research Group Functional Verification Study
  • Prologue: The 2010 Wilson Research Group Functional Verification Study
  • Language Transitions: The Dawning of Age of Aquarius
  • Using the UVM libraries with Questa
  • February 2011
  • DVCon: The Present and the Future
  • Free at Last! UVM1.0 is Here!
  • Parameterized Classes, Static Members and the Factory Macros
  • IEEE Standards in India
  • January 2011
  • Accellera Approves New Co-Emulation Standard
  • December 2010
  • New Verification Horizons: Methodologies Don’t Have to be Scary
  • The Survey Says: Verification Planning
  • October 2010
  • Towards UVM Register Package Interoperability
  • IEC’s 47th General Assembly Meeting Opens
  • UVM: Giving Users What They Want
  • September 2010
  • UVM Takes Shape in the Accellera VIP-TSC
  • Accellera VIP-TSC Selects RAL for UVM 1.0 Register Package
  • OVM Cookbook Available from
  • UVM Register Package Candidate News
  • August 2010
  • Redefining Verification Performance (Part 2)
  • July 2010
  • Making formal property checking easy to use
  • Redefining Verification Performance (Part 1)
  • SystemVerilog Coding Guidelines: Package import versus `include
  • June 2010
  • The reports of OVM’s death are greatly exaggerated (with apologies to Mark Twain)
  • New Verification Academy Advanced OVM (&UVM) Module
  • OVM/UVM @DAC: The Dog That Didn’t Bark
  • DAC: Day 1; An Ode to an Old Friend
  • UVM: Joint Statement Issued by Mentor, Cadence & Synopsys
  • Static Verification
  • OVM/UVM at DAC 2010
  • DAC Panel: Bridging Pre-Silicon Verification and Post-Silicon Validation
  • Accellera’s DAC Breakfast & Panel Discussion
  • May 2010
  • Easier UVM Testbench Construction – UVM Sequence Layering
  • North American SystemC User Group (NASCUG) Meeting at DAC
  • An Extension to UVM: The UVM Container
  • UVM Register Package 2.0 Available for Download
  • Accellera’s OVM: Omnimodus Verification Methodology
  • High-Level Design Validation and Test (HLDVT) 2010
  • New OVM Sequence Layering Package – For Easier Tests
  • OVM 2.0 Register Package Released
  • OVM Extensions for Testbench Reuse
  • April 2010
  • SystemC Day Videos from DVCon Available Now
  • On Committees and Motivations
  • The Final Signatures (the meeting during the meeting)
  • UVM Adoption: Go Native-UVM or use OVM Compatibility Kit?
  • UVM-EA (Early Adopter) Starter Kit Available for Download
  • Accellera Adopts OVM 2.1.1 for its Universal Verification Methodology (UVM)
  • March 2010
  • The Art of Deprecation
  • OVM 2.1.1 Now Ready for Download
  • February 2010 Verification Horizons Newsletter Now Available
  • IEEE Standards Meetings in India
  • February 2010
  • I Do It …
  • SystemVerilog: A time for change? Maybe not.
  • Partners Offer Support for OVM 1.0 Register Package
  • SystemC Day at DVCon
  • OVM/VMM Interoperability Kit: It’s Ready!
  • January 2010
  • Three Perfect 10’s
  • OVM 1.0 Register Package Released
  • Accellera Adopts OVM
  • SystemC (IEEE Std. 1666™) Comes to YouTube
  • Debugging requires a multifaceted solution
  • December 2009
  • A Cliffhanger ABV Seminar, Jan 19, Santa Clara, CA
  • Truth in Labeling: VMM2.0
  • IEEE Std. 1800™-2009 (SystemVerilog) Ready for Purchase & Download
  • December Verification Horizons Issue Out
  • Evolution is a tinkerer
  • It Is Better to Give than It Is to Receive
  • Zombie Alert! (Can the CEDA DTC “User Voice” Be Heard When They Won’t Let You Listen)
  • DVCon is Just Around the Corner
  • The “Standards Corner” Becomes a Blog
  • I Am Honored to Honor
  • IEEE Standards Association Awards Ceremony
  • ABV and being from Missouri…
  • Time hogs, blogs, and evolving underdogs…
  • Full House – and this is no gamble!
  • Welcome to the Verification Horizons Blog!
  • September 2009
  • SystemVerilog: The finer details of $unit versus $root.
  • SystemVerilog Coding Guidelines
  • July 2009
  • The Language versus The Methodology
  • May 2009
  • Are Program Blocks Necessary?