Getting Your Standards Update @ DAC 2011

The standards developing organizations defining and updating front-end EDA standards will be at DAC in force.  And from the looks of if, they are getting an early start to DAC with updates on IEEE, Accellera and OSCI standards at Sunday workshops.  The Sunday workshops may be of particular interest to verification engineers interested in UVM and systems designers interested in SystemC AMS.

Following the workshops, there will be a half-day meeting of the North American SystemC Users Group on Monday where users will share their SystemC experiences.  The following morning, Accellera will host its annual DAC breakfast where the UVM users will meet to share their experiences.  A lively conversation is expected.

Sunday – June 5, 2011

UVM LogoDAC Workshop on Universal Verification Methodology (UVM) – Verifying Blocks to IP to SOCs and Systems

Time: 10:00 AM — 1:00 PM
Location: San Diego Convention Center Room 33A
Summary: The Accellera Verification IP Technical Subcommittee (VIP-TSC), building on over two years of work by verification experts from around the world, released Universal Verification Methodology (UVM) in February 2011. This workshop, presented by expert verification methodology architects and engineers, will provide an example-based overview of UVM to chip and SOC design and verification engineers of all skill levels on the first open-source verification methodology to be fully supported and endorsed by all major EDA vendors, and many end-user and consulting companies.
GET MORE DETAILS

Registration: This is an official DAC sponsored event and DAC registration required.


systemc_amsDAC Workshop on Using the Power of the SystemC AMS Extensions

Time: 10:00 AM — 6:00 PM
Location: San Diego Convention Center Room 33B
Summary: Today’s embedded systems interact more and more tightly with the analog physical environment; where digital HW/SW subsystems become functionally interwoven with analog/mixed-signal (AMS) blocks such as RF interfaces, power electronics, or sensors and actuators. Examples are software defined radios, sensor networks, automotive applications, or systems for image sensing. This requires new means to model and simulate the interaction between AMS subsystems and HW/SW subsystems at functional and architecture levels. Especially for this purpose, the SystemC language standard has been extended with powerful AMS capabilities to tackle the challenges in heterogeneous electronic system-level (ESL) design. You will get a good working knowledge of SystemC AMS by attending the workshop.
GET MORE DETAILS

Registration: This is an official DAC sponsored event and DAC registration required.

Monday – June 6, 2011

SystemC Logo

North American SystemC Users Group Meeting

Time: 8:30 AM – 12:00 PM
Location: OMNI Hotel
Room Salon AB
675 Laurel Street
San Diego, CA 92101
Summary: The North American SystemC Users Group  explores the newest advancements in sustainable and flexible solutions for system-level design using SystemC.
GET MORE DETAILS

Registration: This event is free and open to all registered DAC attendees. Click here to reserve your seat

Tuesday – June 7, 2011

accelleraAccellera Breakfast at DAC: UVM User Experiences

Time: 7:00 AM – 8:30 AM
Location: San Diego Convention Center Room 25AB
Summary: With the introduction of Accellera’s Universal Verification Methodology (UVM) user interest and adoption has been rapidly growing. You are invited to join us and share the experience with fellow users. During the breakfast, you will hear from real users who have migrated to, and/or applied, the UVM for the first time.  Accellera Verification IP Technical Subcommittee (VIP-TSC) participants will provide their insights on UVM. We invite you to take part in the open discussion to foster greater adoption of this important verification standard.
GET MORE DETAILS

Registration: This event is free open to all registered DAC attendees. Click here to reserve your seat

Post Author

Posted May 12th, 2011, by

Post Tags

, , , , , , ,

Post Comments

No Comments

About Verification Horizons BLOG

This blog will provide an online forum to provide weekly updates on concepts, values, standards, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them. We're looking forward to your comments and suggestions on the posts to make this a useful tool. Verification Horizons BLOG

@dennisbrophy Tweets

  • Loading tweets...

@dave_59 Tweets

  • Loading tweets...

@HarryAtMentor Tweets

  • Loading tweets...

Comments

Add Your Comment

Archives