UVM Register Package Candidate News
Mentor Announces Collaboration with Synopsys on Joint Register Package Candidate
Mentor has recently teamed with Synopsys to collaborate on the Synopsys RAL candidate to provide extensions that meet our register package requirements. Because of this, it allowed us to withdraw our candidate from consideration by the Accellera VIP-TSC recently.
Further, as part of the Accellera VIP-TSC UVM development process, a request was made for companies that would have candidate solutions to hold public review meetings to share high-level information about their proposals. There is such a review meeting for this candidate on Wednesday, 8 September 2010 at 8am PDT.
You are invited to join the presentation on WebEx and listen live on the teleconference by Mentor’s Tom Fitzpatrick and Synopsys’ Janick Bergeron as they cover the details of Synopsys RAL for UVM. For more information on the event, visit the Main UVM Forum on OVMWorld.org by clicking here.
There are more elements to UVM 1.0 that are not part of a public review process and I invite you to visit the committee website where you can find official status on Accellera UVM development or to participate in the committee. The committee website is located at www.accellera.org/activities/vip.
More Blog Posts
Add Your Comment
About Verification Horizons BLOG
This blog will provide an online forum to provide weekly updates on concepts, values, standards, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them. We're looking forward to your comments and suggestions on the posts to make this a useful tool.
@dennisbrophy tweets
- #IEEE Introduces Groundbreaking Standard for Body Area Networking #in http://t.co/D3Q5d6Xu #
- Meet this #49DAC at the Verification Acadmey booth: http://t.co/iqDbPnkS http://t.co/sgmwQQgv #in #
@dave_59 tweets
- Just posted a 7.60 mi bike - I biked to work on Bike to Work Day. http://t.co/iWpcr9Xu #RunKeeper #
- RT @GordonMcGregor: Simplified SystemVerilog VPI iterators http://t.co/5QCRDhek #verilab #
Latest Posts
- Dave Rich Featured on EEWeb
- How Did I Get Here?
- Expanding the Verification Academy!
- Get on the Fast Track to Advanced Verification with UVM Express
- Introducing UVM Connect
- Tornado Alert!!!