SystemC Day at DVCon
February 10th, 2010, by Dennis Brophy | Permalink
Tags: dvcon, esl, gary smith, nascug, OSCI, Standards, systemc
SystemC User Group Meeting & DVCon Tutorial Featured
The Open SystemC Initiative (OSCI), an independent non-profit organization dedicated to support and advance SystemC™ as an industry-standard language for electronic system-level (ESL) design, announced its lineup of events at DVCon 2010, most notably the first annual SystemC Day on Monday, Feb. 22.
Mentor Graphics is one of the sponsors for the event and we will share updates on products that support SystemC during the SystemC Supplier Showcase between 10:00 a.m. – 2:00 p.m. Visit us at the Showcase or at the DVCon tradeshow.
How to Register
Admission is free with advance registration to the North American SystemC Users Group Meeting (NASCUG 12) and complimentary lunch. The afternoon tutorial is part of the DVCon program and requires separate registration.
- NASCUG 12 Meeting and Lunch
Register at: www.mod-marketing.com/osci (FREE)
- DVCon Tutorial: The OSCI TLM-2.0 Standard and Synthesis Subset
Register at: www.dvcon.org/reg.html ($60 DVCon Fee)
Agenda
| 8:30 am – 12:00 pm | NASCUG 12 Meeting (Full agenda at www.nascug.org) |
| Meeting Includes: | |
|
|
| 10:00 am – 2:00 pm | Sponsor Tabletop Exhibits |
| 12:00 pm – 1:30 pm | OSCI Sponsored Lunch |
| 1:30 pm – 5:00 pm | DVCon Tutorial: “The OSCI TLM-2.0 Standard and Synthesis Subset Tutorial information |
| 5:00 pm | DVCon Hosted Reception |
More Blog Posts
Add Your Comment
About Verification Horizons BLOG
This blog will provide an online forum to provide weekly updates on concepts, values, standards, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them. We're looking forward to your comments and suggestions on the posts to make this a useful tool.
@dennisbrophy tweets
- Meet this #49DAC at the Verification Acadmey booth: http://t.co/iqDbPnkS http://t.co/sgmwQQgv #in #
- Dave Rich Featured on EEWeb « Verification Horizons BLOG: http://t.co/zphNaCtR #
@dave_59 tweets
- Just posted a 7.60 mi bike - I biked to work on Bike to Work Day. http://t.co/iWpcr9Xu #RunKeeper #
- RT @GordonMcGregor: Simplified SystemVerilog VPI iterators http://t.co/5QCRDhek #verilab #
Latest Posts
- Dave Rich Featured on EEWeb
- How Did I Get Here?
- Expanding the Verification Academy!
- Get on the Fast Track to Advanced Verification with UVM Express
- Introducing UVM Connect
- Tornado Alert!!!
Subscribe to the Verification Horizons Newsletter