Accellera Adopts OVM
Users Can Start Migration to OVM Today
Accellera’s Verification Intellectual Property (VIP) Technical Committee (TC) co-chair issued a public status report that highlights the group’s progress on its first phase of work, the OVM/VMM Interoperability Guide and companion software interoperability kit, and its second phase of work, a common base class library (CBCL) with OVM as its basis.
As the market accelerated its adoption of OVM in 2009, a smooth exit for VMM developers and users became increasingly apparent.
To address the exit and facilitate a smooth transition, Mentor Graphics drove the first phase of the committee’s work to protect users’ prior investments in VMM-based VIP so they can be reused in OVM testbenches. The companion open-source interoperability kit works in Questa now and should shortly pass all tests in other industry verification tools as well as highlighted in the VIP-TC status report.
As the Big-3 EDA companies embraced the Accellera VIP-TC phase one project, the worst kept secret was OVM was, by necessity, running in all their verification tools.
Now that Accellera has selected OVM, all the reasons for VMM developers and users to plan and make the transition to OVM today are clear. Team OVM has made sure there is no need to wait to start your transition with a large resource base on OVMWorld.org to help.
- OVM Download – here
- OVM Documentation Resources – here
- OVM Recorded Webinar – here
- VMM that works with the Accellera Interoperability Kit – here
- Accellera Interoperability Kit – here
As Accellera holds meetings to discuss additional common base class library features, Mentor understands users have a need to get down to the business of verification today. The OVM Team has all the necessary elements on OVMWorld.org to make your transition smooth. You can start your transition today with confidence.
More Blog Posts
Add Your Comment
About Verification Horizons BLOG
This blog will provide an online forum to provide weekly updates on concepts, values, standards, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them. We're looking forward to your comments and suggestions on the posts to make this a useful tool.
@dennisbrophy tweets
- Meet this #49DAC at the Verification Acadmey booth: http://t.co/iqDbPnkS http://t.co/sgmwQQgv #in #
- Dave Rich Featured on EEWeb « Verification Horizons BLOG: http://t.co/zphNaCtR #
@dave_59 tweets
- Just posted a 7.60 mi bike - I biked to work on Bike to Work Day. http://t.co/iWpcr9Xu #RunKeeper #
- RT @GordonMcGregor: Simplified SystemVerilog VPI iterators http://t.co/5QCRDhek #verilab #
Latest Posts
- Dave Rich Featured on EEWeb
- How Did I Get Here?
- Expanding the Verification Academy!
- Get on the Fast Track to Advanced Verification with UVM Express
- Introducing UVM Connect
- Tornado Alert!!!