Zombie Alert! (Can the CEDA DTC “User Voice” Be Heard When They Won’t Let You Listen)
Back to the Future; Unleash the Past
No, I’m not talking about the Michael J. Fox and Christopher Lloyd movie. Nor am I a talking about unleashing zombies from the Zombieland to make the present the dead past. I’ve given more thought to the DTC after reading some questions Brian Bailey asked in his “I don’t understand this new IEEE EDA User group.” His post that led me to dig deeper, ask questions and issue a Zombie Alert. (OK, the zombie alert is just humor.)
It appears that after more than a decade the Design Technology Council (DTC) has announced it has abandoned Si2 in favor of IEEE CEDA (Council on EDA) and it has changed its name to the Design Technology Committee. It keeps the DTC acronym, presumably in a move to save on a redo of letterhead. (OK, I can’t resist a bit of sarcasm.)
The announcement made me think we are either going back to the future or unleashing the dead past. Watch out – the zombies just might just be on the loose.
Given that CEDA is a collection of IEEE Societies that are replete with immense technical talent and brainpower to help address next generation design issues, the DTC may well be in a better home. They also intend to interact with other standards setting organization as well. For these reasons, I think think this is a great move!
Yet, when I read the whole of their press release again, I’m left with skepticism that was only fed by Brian’s words on the topic as well.
1. Captive EDA Represents themselves as the User and Commercial EDA as not?
Are they really users? The corporate affiliations of the DTC members is impressive! Their corporations are associated with some of the most advanced designs being done today. If anyone knows hard problems, they do. If anyone wants solutions, EDA should listen to them.
But when I read the titles of the current members I see a majority of them have CAD or EDA in them. Are they actually designers or Captive EDA representatives? Is Captive EDA any different from a Commercial EDA company? (I came from a Captive EDA group to Mentor Graphics, so I have some history here. Maybe that’s a topic of a future blog.)
Is this action to form inside CEDA being taken due to a lack of technology response by Commercial EDA or to represent Captive EDA self-interests? Can Captive EDA be seen as yet another middleman in a vendor/supplier relationship? Does that promote business efficiency of is it suboptimal?
Can a closed group like this that segregates Captive and Commercial EDA be seen as restraining and hampering trade? Or could it be that Captive EDA seeks to be a focal point for Commercial EDA business relationships to rationalize its existence? I do note that Gary Smith has presented his findings on a resurgence of Captive EDA. One can only conclude the resurgence is borne out of necessity and lack of Commercial EDA to address some pressing technical design challenges.
2. Something “NEW” was announced; but it is the same “OLD” thing
Can a group that announces it is new by concealing its past be that trusted? I’ve seen some blog comments that support a conclusion of confusion. Questions are asked is the DTC still in Si2? Does the industry need another DTC?
The truth is this group is has been around for a long time, not “newly formed” as they would suggest to all. The simple fact is the DTC moved. Concealing this information makes no sense to me. It just heightens my suspicion.
3. It is a CLOSED group
The press release says they “consists of leaders exclusively from semiconductor and systems companies who use EDA tools.” And they seek to expand as they say “nominations for new members are actively being solicited.”
Don’t get me wrong. I think it is great the DTC explores ways to rejuvenate itself and drive greater self relevance. It is good they have made a call for nominations for additional members. The DTC needs to expand their ranks as they are more cloistered in their configuration and out of touch with the current design practice in the world.
While no one group may be able to address all problems and solve all issues at once, a group that does not have representatives that play important roles in an age of design reuse where IP suppliers are important or when it does not represent the swelling ranks of programmable logic designers, it is not relevant to the majority of design practice today.
Since EDA vendors are not invited to participate, may I offer this thought through this venue: Don’t stay parochial. Don’t go back to the past. Recognize the future encompasses more than who you have been or are today. The challenges of a majority of designers globally should be part of your focus as you encourage interoperable design flows. To be the voice, you must be the body.
4. The DTC will communicate; but they will make it hard for anyone to hear what they say.
How can a group that is to be the voice of users be heard when they are closed?
If they want to be the user voice, what have they said the past decade? The voice of the user has been center to their theme since their inception under Si2. Yet there is no easily found record of the users’ voice being recorded. Even Google has a hard time to find any recording of this. It can find the promise to be the voice way back to 2001, but no recording of the actual voice.
Is a long standing promise unfulfilled just hallow when committed to today?
5. Are the proposed DTC business models anti-competitive?
The DTC says in their press release they will “communicate with each other … [on] business models through which [they] access design tools.” Yet such an action in the opposite direction (all EDA vendors getting together to say how they will sell) would be seen as anti-competitive and a restraint of trade.
Collective price negotiation is potentially anti-competitive if it results in the exercise of market power by buyers. Are the large EDA consumers banding together to exert monopsony power to create a buyer’s monopoly?
The DTC Vice-Chair, Thomas Harms, is looking to both grow DTC membership (users-only) and start a business model discussion on Twitter. Could those membership actions make the DTC a more powerful buyers collective? A conversation on business models has already been started on Twitter. Thomas and Cadence CMO have exchanged thoughts, as have many others. In one of Thomas’ tweets, it seems there is some thought that the world would be better if there was one of anything from EDA to bring to a halt the duplicating of products and the waste of R&D resources. Humm, are we soon to see one CPU architecture and one supplier, one semiconductor fabricator, one IP supplier, one bus interconnect model – one of everything?
Is IEEE CEDA’s goal to foster collective bargaining on the part of buyers? Can you guess if this is where I want my IEEE dues and profits from the Design Automation Conference being spent?
Go Forward to the Future. Unleash the Present. Don’t call all zombies from the past back to life. Become an active voice of the users. Share what you learn with all. From where I sit, we seek input from a wide body of users. We hope this group joins a larger community of users who seek more from EDA, give advice to EDA and in turn get more as we listen to you.
You have my ear….
What do you think?
Posted December 10th, 2009, by Dennis Brophy
- Loading tweets...
- Loading tweets...
- Accellera Approves UVM 1.2
- Getting More Value from your Stimulus Constraints
- The FPGA Verification Window Is Open
- UVM DVCon 2014 Tutorial Video Online
- Mentor Enterprise Verification Platform Debuts
- New Verification Academy ABV Course
- DVCon 2014 Issue of Verification Horizons Now Available
- DVCon–The FREE Side
- More DVCon–More Mentor Tutorials!
- UVM 1.2: Open Public Review
- July 2014 (1)
- May 2014 (2)
- April 2014 (2)
- March 2014 (2)
- February 2014 (5)
- January 2014 (1)
- November 2013 (2)
- October 2013 (3)
- September 2013 (2)
- August 2013 (4)
- July 2013 (6)
- Part 7: The 2012 Wilson Research Group Functional Verification Study
- Walking in the Desert or Drinking from a Fire Hose?
- Part 6: The 2012 Wilson Research Group Functional Verification Study
- A Short Class on SystemVerilog Classes
- Part 5: The 2012 Wilson Research Group Functional Verification Study
- Part 4: The 2012 Wilson Research Group Functional Verification Study
- June 2013 (2)
- May 2013 (4)
- April 2013 (2)
- March 2013 (2)
- February 2013 (5)
- January 2013 (1)
- December 2012 (1)
- November 2012 (1)
- October 2012 (4)
- September 2012 (1)
- August 2012 (1)
- July 2012 (6)
- June 2012 (1)
- May 2012 (3)
- March 2012 (1)
- February 2012 (6)
- January 2012 (2)
- December 2011 (2)
- November 2011 (2)
- October 2011 (3)
- September 2011 (1)
- July 2011 (3)
- June 2011 (6)
- Intelligent Testbench Automation Delivers 10X to 100X Faster Functional Verification
- Part 9: The 2010 Wilson Research Group Functional Verification Study
- Verification Horizons DAC Issue Now Available Online
- Accellera & OSCI Unite
- The IEEE’s Most Popular EDA Standards
- UVM Register Kit Available for OVM 2.1.2
- May 2011 (2)
- April 2011 (7)
- User-2-User’s Functional Verification Track
- Part 7: The 2010 Wilson Research Group Functional Verification Study
- Part 6: The 2010 Wilson Research Group Functional Verification Study
- SystemC Day 2011 Videos Available Now
- Part 5: The 2010 Wilson Research Group Functional Verification Study
- Part 4: The 2010 Wilson Research Group Functional Verification Study
- Part 3: The 2010 Wilson Research Group Functional Verification Study
- March 2011 (5)
- February 2011 (4)
- January 2011 (1)
- December 2010 (2)
- October 2010 (3)
- September 2010 (4)
- August 2010 (1)
- July 2010 (3)
- June 2010 (9)
- The reports of OVM’s death are greatly exaggerated (with apologies to Mark Twain)
- New Verification Academy Advanced OVM (&UVM) Module
- OVM/UVM @DAC: The Dog That Didn’t Bark
- DAC: Day 1; An Ode to an Old Friend
- UVM: Joint Statement Issued by Mentor, Cadence & Synopsys
- Static Verification
- OVM/UVM at DAC 2010
- DAC Panel: Bridging Pre-Silicon Verification and Post-Silicon Validation
- Accellera’s DAC Breakfast & Panel Discussion
- May 2010 (9)
- Easier UVM Testbench Construction – UVM Sequence Layering
- North American SystemC User Group (NASCUG) Meeting at DAC
- An Extension to UVM: The UVM Container
- UVM Register Package 2.0 Available for Download
- Accellera’s OVM: Omnimodus Verification Methodology
- High-Level Design Validation and Test (HLDVT) 2010
- New OVM Sequence Layering Package – For Easier Tests
- OVM 2.0 Register Package Released
- OVM Extensions for Testbench Reuse
- April 2010 (6)
- SystemC Day Videos from DVCon Available Now
- On Committees and Motivations
- The Final Signatures (the meeting during the meeting)
- UVM Adoption: Go Native-UVM or use OVM Compatibility Kit?
- UVM-EA (Early Adopter) Starter Kit Available for Download
- Accellera Adopts OVM 2.1.1 for its Universal Verification Methodology (UVM)
- March 2010 (4)
- February 2010 (5)
- January 2010 (5)
- December 2009 (15)
- A Cliffhanger ABV Seminar, Jan 19, Santa Clara, CA
- Truth in Labeling: VMM2.0
- IEEE Std. 1800™-2009 (SystemVerilog) Ready for Purchase & Download
- December Verification Horizons Issue Out
- Evolution is a tinkerer
- It Is Better to Give than It Is to Receive
- Zombie Alert! (Can the CEDA DTC “User Voice” Be Heard When They Won’t Let You Listen)
- DVCon is Just Around the Corner
- The “Standards Corner” Becomes a Blog
- I Am Honored to Honor
- IEEE Standards Association Awards Ceremony
- ABV and being from Missouri…
- Time hogs, blogs, and evolving underdogs…
- Full House – and this is no gamble!
- Welcome to the Verification Horizons Blog!
- September 2009 (2)
- July 2009 (1)
- May 2009 (1)