IEEE Standards Association Awards Ceremony
Congratulation Peter!
At the December 5, 2009 IEEE SA Awards Ceremony, the “Ron Waxman Design Automation Standards Committee (DASC) Meritorious Service” award was presented to Dr. Peter Ashenden. He was recognized for “leadership in keeping the Design Automation standards Committee on the path to technical and organizational excellence during its formative years.”
While many who may use VHDL might recognize his name from his year of involvement in VHDL standardization and the books he has authored on VHDL and digital logic design, Dr. Ashenden, or Peter as we call him in the DASC, offered his leadership to the standards group several years back.
During Peter’s tenure, there were many discussions on by users that corporate participation should play a key role to underpin EDA standards development. Peter set in motion a plan that culminated in strong corporate backing of the development of DASC standards. Peter’s key role in the evolution of EDA standard development is justly recognized with this award.
It was great to have Peter at the ceremony, having traveled from Australia to accept his award. Many in the DASC were also on hand for the presentation of the award to Peter, including Ron Waxman, for whom the award is named.

Karen, Victor, Ron, Peter & Dennis
More Blog Posts
Add Your Comment
About Verification Horizons BLOG
This blog will provide an online forum to provide weekly updates on concepts, values, standards, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them. We're looking forward to your comments and suggestions on the posts to make this a useful tool.
@dennisbrophy tweets
@dave_59 tweets
- @yaron_think_ver Good luck with that! #
- is back from three vacations in two weeks. Left behind: one son (UCSD) and one iPhone (road kill) #
Latest Posts
- Redefining Verification Performance (Part 2)
- Making formal property checking easy to use
- Redefining Verification Performance (Part 1)
- SystemVerilog Coding Guidelines: Package import versus `include
- The reports of OVM’s death are greatly exaggerated (with apologies to Mark Twain)
- New Verification Academy Advanced OVM (&UVM) Module