Time hogs, blogs, and evolving underdogs…
I realized a few years back that “time” is an engineer’s most precious resource. It seems that there’s just never enough time. And that certainly impacts the way we all consume information. In fact, if you’re like me, my favorite tool for seeking information these days is Google. I usually end up skimming the first few sentences to quickly determine if the information is relevant to me. I like having control of what I consume, and that is why I like blogs.
Hence, I’m excited to have the opportunity to participate in the Verification Horizon Blog. I hope we can create a wonderful experience for exchanging various ideas and thoughts on advanced functional verification in a fashion that allows you to consume relevant information in an efficient manner. I look forward to your participation in our various discussions.
Speaking of consuming relevant information, I would like to encourage you to visit Mentor Graphic’s Verification Academy. We just recently released two sessions for a new module that focuses specifically on FPGA verification. This module is based on Ray Salemi’s book, FPGA Simulation. In fact, I’m excited to announce that Ray is the subject matter expert (SME) and presenter for these new sessions. Our goal in creating this special module is to provide a step-by-step guide to evolving an FPGA project team’s verification capabilities. Our first session is about code coverage techniques. We are actively working on additional sessions that cover the topics of test planning, FPGA-focused assertions, transactions, self-checking testbenches, automatic stimulus, and functional coverage. Although this particular module targets project teams in the FPGA space, it also provides an excellent basic introduction to advanced functional verification techniques.
And while you are at it, check out our other released modules on Evolving Capabilities, Clock Domain Crossing, and Assertion-Based Verification. I would love to hear your feedback, suggestions, and directions for new content!
Posted December 4th, 2009, by Harry Foster
- Loading tweets...
- Loading tweets...
- DVCon India: A Smashing Hit!
- Portable and Productive Test Creation with Graph-Based Stimulus
- Supporting A Season of Learning
- DVCon Goes Global!
- Better Late Than Never: Magical Verification Horizons DAC Edition
- Accellera Approves UVM 1.2
- Getting More Value from your Stimulus Constraints
- The FPGA Verification Window Is Open
- UVM DVCon 2014 Tutorial Video Online
- Mentor Enterprise Verification Platform Debuts