Put your charts away

For over 50 years, designers have been calculating current-carrying capacity on PCBs using charts created by the Navy in 1956 (more specifically NBS (National Bureau of Standards) Report #4283 “Characterization of Metal-insulator Laminates”, D.S. Hoynes, May 1, 1956. Commissioned by Navy Bureau of Ships).  These charts are still in use today; many designers have probably seen them in the IPC-221 spec.  The problem with using these charts is that they are based upon fixed-width conductors in a specific set of environmental conditions.  The newly released standard pertaining to current-carrying capacity, IPC-2152, has expanded the number of charts to include different scenarios.  However, even the IPC-2152 spec advocates simulation as the most accurate means of predicting current-carrying capacity.

The issue has to do with a number of factors, including the co-dependence of current and temperature.  As the current through a conductor increases, so does the temperature in that conductor.  Since temperature affects conductivity, it will also affect the current through a given conductor size.  This co-dependence spawns the need for co-simulation between power integrity and thermal analysis.  Such analysis can also take into account the complicated, non-uniform shapes that are used to carry current in most modern PCBs, including the non-uniformity of current distribution as well as temperature distribution.

To find out more, take a look at my recent article on the subject in Printed Circuit Design and Manufacture Magazine:
http://pcdandf.com/cms/component/content/article/171-current-issue/9056-current-control

Post Author

Posted June 5th, 2012, by

Post Tags

, , , , , , ,

Post Comments

No Comments

About HyperLynx PCB Analysis Blog

How do you stay up-to-speed with the latest high tech toys, applications, and design trends?

The HyperLynx team will give you tips on electronic circuit simulation software and tools to help solve your most critical needs!

HyperLynx PCB Analysis Blog

@MentorPCB tweets

  • What makes PCB Library creation and maintenance a whole lot easier? Danit's blog with help you find out: http://t.co/iVgKRGjJ4v
  • Only one more week until the European U2U Conference! Register here if you haven't already: http://t.co/0Vh0TqonjB
  • Mentor Graphics Announces Xpedition System Designer for Comprehensive Multi-board systems development. http://t.co/uBJe9PVYfp

Follow MentorPCB

Comments

Add Your Comment

Archives

July 2014
  • Back side cap mounting
  • May 2014
  • Does trace width matter much?
  • January 2014
  • How to connect a capacitor?
  • What capacitor values do I use?
  • July 2013
  • Which do I choose – simulation or measurement?
  • June 2013
  • Correlating simulation and measurement
  • Simulation and measurement
  • February 2013
  • Developing Confidence in Your Analysis Tool – HyperLynx 9.0 Demonstration
  • January 2013
  • Introducing HyperLynx 9.0: Fastest time to accurate results
  • How much stitching do I need?
  • Pick a layer and stick with it
  • Manage reference plane changes for quiet boards
  • October 2012
  • Return current on a stripline
  • Is it ever okay to cross a plane split?
  • EMI problems are easier to fix than you might think
  • July 2012
  • When to remove via stubs and non-functional pads?
  • Process of via design and verification
  • June 2012
  • Got integrity?
  • Impedance
  • What to analyze?
  • Don’t let your board heat up your ICs
  • Put your charts away
  • Co-simulation gets you the real answer
  • May 2012
  • Need stitching vias?
  • Turn off your phone!
  • Is it SSN or is it Crosstalk?
  • Crosstalk is everywhere
  • April 2012
  • The cure for sick waveforms
  • March 2012
  • Running at 6GHz with your eyes closed can be scary
  • It’s never too late
  • The Parallel Pain
  • Put the Pieces in Place for SERDES Success
  • Know your limits
  • November 2011
  • Shorter stubs are getting longer
  • Stupid vias… {grumble grumble}
  • Via modeling – what do I really need?
  • August 2011
  • HyperLynx PI Virtual Labs Launch!
  • Measurement correlation is just a stackup away
  • Your traces aren’t square, but do you need to care?
  • Can you make Z higher?
  • May 2011
  • Try to fit some plane pairs in your stackup
  • High impedance drives your stackup geometries
  • Stackups: More than just a bunch of routing layers
  • March 2011
  • Ever wonder the effects of shared anti-pads on differential signals?
  • January 2011
  • The length of your terminator doesn’t matter
  • Vias are longer than their length
  • How do you manage your trace lengths?
  • S-parameters are for more than just packages
  • Making SERDES sims faster with IBIS-AMI
  • Tired of waiting for your SPICE to finish?
  • October 2010
  • What’s driving the need for PCB power design?
  • July 2010
  • HyperLynx 8.1 released!
  • June 2010
  • Fundamentals of SI (Part 3) – Impedance
  • May 2010
  • Fundamentals of SI (Part 2) – Transmission lines
  • April 2010
  • Going from rules of thumb to simulation
  • Fundamentals of SI (Part 1) – Critical nets
  • Fundamentals of Signal Integrity
  • March 2010
  • Do you want to be a professional?
  • February 2010
  • The kindred spirit of an Olympian
  • A great start to DesignCon
  • January 2010
  • DesignCon 2010 – Next week
  • AMI – The next modeling frontier
  • DesignCon Baby!
  • December 2009
  • What’s your excuse?
  • Santa’s helpers – The empoverished life of an engineer
  • November 2009
  • HyperLynx DDRx Wizard Resources
  • A Late Night in Copenhagen
  • October 2009
  • The Halloween Rush